already written, so that data can be written in only said memory cells to which data have not been properly written;

a plurality of data detecting circuits each connected to a predetermined number of said data storing circuits, each for detecting data stored in each of said data storing circuits and outputting the detected data when data are read for write verify; and

a write end detecting circuit for receiving output signals outputted by said data detecting circuits and for outputting a write completion signal when all the output signals indicate that data are written properly in said memory cells in which data are to be written.

REMARKS

Claim 99 being added by this Amendment is an exact copy of claim 1 of the U.S. patent no. 5,793,696 - Tanaka et al., granted August 11, 1998. It is being added to this application since it pertains to non-volatile memory program inhibit, the same subject matter of the claims pending in the present application that were copied from U.S. patent no. 5,657,270 - Ohuchi et al. Both of the Tanaka et al. and Ohuchi et al. patents are assigned on their faces to Kabushiki Kaisha Toshiba of Japan.

The matter of whether to request an interference with the Tonaka et al. patent is currently being reviewed by the undersigned.

Dated: Aug. 10, 1999

Respectfully submitted,

Gerald P. Parsons, Reg. No. 24,486

MAJESTIC, PARSONS, SIEBERT & HSUE P.C.

Four Embarcadero Center, Suite 1100 San Francisco, California 94111-4106

Telephone: (415) 248-5500 Facsimile: (415) 362-5418

Atty. Docket: HARI.006USS

-2-